Tunable Memory Protection for Secure Neural Processing Units

<u>Sunho Lee</u>, Seonjin Na, Jungwoo Kim, Jongse Park, and Jaehyuk Huh



Why Memory Protection for Integrated-NPU?

Confidentiality and Integrity should be protected



[1] DeepFreeze: Cold Boot Attacks and High Fidelity Model Recovery on Commercial EdgeML Device. (ICCAD, 2021)

[2] Bit-flip attack: Crushing neural network with progressive bit search. (ICCV, 2019)

Traditional CPU-Adopted Memory Protection

Counter-mode encryption and integrity protection



Naïve memory protection shows high latency (21.5%) in NPU



Our Contributions

Two major optimizations: Virtual tree and multi-granular counter



Multi-granular Counter: Leveraging Large-granular NPU Access Pattern



Virtual Integrity Tree

Mechanism to find counter address



Multi-granular Counter

Hardware to support multi-granular counter



Other Optimizations

Shared counter for read-only region and direct communication path

Read-only Optimization [1]



Reduce counter cache traffic

Direct Communication Path



Evaluation Environment

Cycle-level simulation modified from SCALE-Sim [1]



baidu-research/ **DeepBench**

Benchmarking Deep Learning operations on different hardware

R۱	23	\odot	16	☆	997	မှ	242
	Contributors		Issues		Stars		Forks

	NVDLA Configuration				
PE	16 x 16				
Bandwidth	5 GB/s (8 channels)				
Frequency	1 GHz (both processor/memory)				
SPM	192KB in total				
Counter Cache	512B				
Hash Cache	2КВ				
Precision	Int8				

Evaluation Result

Performance improves by four optimizations





Summary

Tunable Memory Protection for Secure Neural Processing Units

Result

- Secure & efficient memory protection
- Performance improvement: <u>13.5%</u>

Challenge

Suboptimal traditional counter-based secure technique

Main contribution

- Virtual integrity tree
- Multi-granular counter

Additional optimization

- Read-only optimization
- Direct communication channel

Thank you