mNPUsim: Evaluating the Effect of Sharing Resources in Multi-core NPUs


Soojin Hwang*, Sunho Lee*, Jungwoo Kim,

Hongbeen Kim, and Jaehyuk Huh





Emergence of Multi-core NPU






1) Norrie et al., "Google's Training Chips Revealed: TPUv2 and TPUv3", Hot Chips Symopsium, 2020


Multi-core NPU Architecture

- Computation
 - Per-core: Systolic array
- Memory
 - Per-core: On-chip scratchpad memory
 - Entire-core: IOMMU, memory controller/channel, off-chip memory






NPU Execution Model



Tile & Double buffering → Memory Burstiness!



NPU Memory Requests Burstiness





Existing NPU Simulators

- Weakness: Ignore interference between cores
- Single-core iteration
 - Multi-core result = <u>Naïve cycle sum</u> of single-core results (<u>w/o interference</u>)
- Fixed-cycle based memory simulation
 - Adopting <u>analytical modeling</u> in off-chip memory access simulation

We propose the <u>dynamic multi-core</u> NPU simulator!

Core 2▶	Page Table Walk	100 (cycles/level)
···· +	Off-chip Memory Access	100 (cycles)
Core n		
Single-core Iteration	Fixed-cycle based Memory Simulation	



mNPUsim: A Cycle-accurate Multi-core NPU Simulator




mNPUsim



DRAMsim3¹⁾-integrated dynamic off-chip memory simulation

×+



Multi-core simulation




Open-sourced & Artifact-evaluated

- 1. Architecture
- 2. Network
- 3. Off-chip Memory
- 4. On-chip Memory
- 5. Execution Mode

Various configuration inputs



Execution Flow of mNPUsim



- 2) Sitematicates esinter a latin a data a latin a data a latin a data a latin a data a
- 3-1) Slepstete symbols: Set que a latiofnv (option ad) dress
- 8-2) Bendisiutration action Steep Den Ald sintile computation time
- 3-3) Riekuestliehtsezfc/waitecreepsestsefisnished

ΚΔΙST

Shared Resource Analysis with mNPUsim



Methodology

- Benchmarks: 8 machine learning workloads
- Simulator configuration
 - NPU: TPUv4 configuration¹⁾
 - Off-chip memory: HBM2

Туре	Model		
CNN	Resnet50 (res) Yolo-tiny (yt) AlexNet (alex)		
RNN	Selfish-RNN (sfrnn) DeepSpeech2 (ds2)		
Recommendation	DLRM (dlrm) NCF (ncf)		
Attention	gpt2 (gpt2)		
Benchmarks			

Cloud-scale NPU (TPU-modeling)			
Systolic Array	128 x 128		
On-chip SPM	36MB		
Frequency	1GHz		
TLB	8-way 2048 entry per NPU		
# of PTW	8 per NPU		
Off-chip Memory (HBM2-modeling)			
Bandwidth	128GB/s per NPU		
Capacity	4GB per NPU		
Frequency	1GHz		

Simulator Configuration



1) Google, "CloudTPU", https://cloud.google.com/tpu/docs/system-architecture-tpu-vm

Methodology

- Two metrics
 - Performance: relative speedup
 - Fairness¹): balance of speedup between cores

$$speedup_k = \frac{exec.time\ of\ baseline}{exec.time\ of\ k^{th}\ core}$$

performance_i = geometric mean of speedup for ith mix workload

$$slowdown_k = \frac{1}{speedup_k}$$

 $\mu_i = average \ of \ slowdown \ for \ i^{th} \ mix \ workload$


 σ_i = standard deviation of slowdown for i^{th} mix workload

$$fairness_i = 1 - \frac{\sigma_i}{\mu_i}$$



Design Space


- Three levels of resource sharing
 - DRAM-only sharing: DRAM components only sharing
 - DRAM & PTW sharing: Plus PTW sharing
 - DRAM & PTW & TLB sharing: Plus TLB sharing





Shared DRAM Bandwidth: Experiment

- Setup: <u>DRAM-only</u> sharing
 - No address translation, dual-core NPU
- Compares three sharing schemes
 - Baseline: Ideal (per-core monopolization)
 - Static: ¹/₂ (for NPU 0), ¹/₂ (for NPU 1)
 - Dynamic: Dynamically sharing whole resources
- Dynamic sharing improves +14.5% performance over static
 - By sacrificing fairness -10.3%






Shared DRAM Bandwidth: Analysis

- Setup: <u>DRAM-only</u> sharing
 - No address translation, single-core NPU
- Result:
 - Higher bandwidth, better performance (geomean: x4.31)
 - Different workload, different sensitivity (sfrnn: x3.53, ncf: x5.30)
- Analysis:


1. <u>DRAM bandwidth</u> is a crucial resource 2. <u>Dynamic</u> DRAM bandwidth sharing is better





Shared IOMMU

- Setup: Dual-core NPU
- Experiment 1. DRAM & PTW sharing
 - Performance improvement: +13.2%
 - Fairness drop: -4.30%
 - Reason: Burstiness of requests
- Experiment 2. DRAM & PTW & TLB sharing
 - <u>Negligible</u> difference due to <u>negligible TLB capacity contention</u>






Scalable Page Size

- Page size candidates from ARM64¹)
 - 4KB (Baseline), 64KB, 1MB
- Single-core: +19.5% performance improvement (dlrm: +30.1%, gpt2: +5.8%)
- Multi-core: Only +12.5% improvement in quad-core
 - Other contention between cores reduces PTW effect

Huge page is better choice (especially for less number of cores)



ΚΛΙ⊆

More Information on Paper

- Quad-core NPU experiment
- Off-chip memory utilization in single/dual-core evaluation
- Contention sensitivity
- Performance distribution affected by co-runners
- Workload mapping in multi-NPU
- Guideline of using mNPUsim



Conclusion

- Propose a cycle-accurate multi-core NPU simulator: mNPUsim
- Evaluate and compare shared resource management techniques

Management Techniques	Performance	Fairness
Dynamic sharing of DRAM bandwidth	+14.5%	-10.3%
Dynamic sharing of page table walker	+13.2%	-4.3%
Dynamic sharing of TLB	Negligible	Negligible
Scalable page size	+19.5% (single-core) +12.5% (quad-core)	Negligible

Visit and enjoy <u>https://github.com/casys-kaist/mNPUsim</u>



Backup




Discussion (# of PTW req \rightarrow Scalable Page)

- Increasing total amount of shared resource
 - Not easy due to overhead
 - Can have similar effect by decreasing the demand
 - Larger page size requires lower number of PTW requests

Suggestion. Scalable page size (huge page)








DRAM Memory Bandwidth Utilization

- Reason of advantages from dynamic sharing:
 - · Current bandwidth cannot efficiently deal with NPU burstiness
 - Average bandwidth utilization is not high
 - Burstiness of memory request




DRAM bandwidth utilization of single/dual-core



Final +DWT

- Effect of dynamic resource sharing (+DWT)
 - Offers +19.1% speedup above static sharing
 - Reaches 85.5% of ideal performance
 - Shows fairness of 0.88

Total amount of bandwidth and PTW is important




Geomean of performance and fairness



Performance Distribution by Co-runners

- Effect of co-runner contention
 - Standard deviation distribution: 0.072 ~ 0.106
- Considering inter-core contention
 - Co-runner problem
 - Contention-aware scheduling can be helpful

Different workload, different amount of contention Suggestion. Workload mapping





Necessity of NPU Accelerator

